Notes on a RISC-V ALU
I need to write an ALU for my senior projet. But first I need to figure out the requirements.
Posts for: #Verilog
ModelSim Cheatsheet
I’m trying to figure out how to use ModelSim as a standalone program for compiling and synthesizing verilog