Notes on a RISC-V ALU2023-07-03#verilog #risc-v I need to write an ALU for my senior projet. But first I need to figure out the requirements.→
ModelSim Cheatsheet2023-07-02#verilog #modelsim I’m trying to figure out how to use ModelSim as a standalone program for compiling and synthesizing verilog→