I’m trying to figure out how to use ModelSim as a standalone program for compiling and synthesizing verilog